Today advanced computer vision (CV) systems of ever increasing complexity are being deployed in a growing number of application scenarios with strong real-time and power constraints. Current trends in CV clearly show a rise of neural network-based algorithms, which have recently broken many object detection and localization records. These approaches are very flexible and can be used to tackle many different challenges by only changing their parameters. In this paper, we present the first convolutional network accelerator which is scalable to network sizes that are currently only handled by workstation GPUs, but remains within the power envelope of embedded systems. The architecture has been implemented on 3.09 mm 2 core area in UMC 65 nm technology, capable of a throughput of 274 GOp/s at 369 GOp/s/W with an external memory bandwidth of just 525 MB/s full-duplex -a decrease of more than 90% from previous work.
INTRODUCTION
Today computer vision technologies are used with great success in many application areas, solving real-world problems in entertainment systems, robotics and surveillance [1] . More and more researchers and engineers are tackling action and object recognition problems with the help of brain-inspired algorithms, featuring many stages of feature detectors and classifiers, with lots of parameters that are optimized using the wealth of data that has recently become available. These "deep learning" techniques are achieving record-breaking results on very challenging problems and datasets, outperforming more mature concepts trying to model the specific problem at hand [2] - [4] or joining forces with them [5] . Convolutional Networks (ConvNets) are a prime example of this powerful, yet conceptually simple paradigm. They can be applied to various data sources and perform best when the information is spatially or temporally well-localized, but still has to be seen in a more global context such as in images.
As a testimony of the success of deep learning approaches, several research programs have been launched, even by major global industrial players (e.g. Facebook, Google, Baidu, Microsoft, IBM), pushing towards deploying services based on braininspired machine learning to their customers within a production environment [3] , [5] , [6] . These companies are mainly interested in running such algorithms on powerful compute clusters in large data centers.
With the increasing number of imaging devices the importance of digital signal processing in imaging continues to grow. The amount of on-and near-sensor computation is rising to thousands of operations per pixel, requiring powerful energy-efficient digital signal processing solutions, often co-integrated with the imaging circuitry itself to reduce overall system cost and size. Such embedded vision systems that extract meaning from imaging data are enabled by more and more energy-efficient, low-cost integrated parallel processing engines (multi-core DSPs, GPUs, platform FPGAs). This permits a new generation of distributed computer vision systems, which can bring huge value to a vast range of applications by reducing the costly data transmission, forwarding only the desired information [1] , [7] .
Many opportunities for challenging research and innovative applications will pan out from the evolution of advanced embedded video processing and future situational awareness systems. As opposed to conventional visual monitoring systems (CCTVs, IP cameras) that send the video data to a data center to be stored and processed, embedded smart cameras process the image data directly on board. This can significantly reduce the amount of data to be transmitted and the required human intervention -the sources of the two most expensive aspects of video surveillance [8] . Embedding convolutional network classifiers in distributed computer vision systems, seems a natural direction of evolution, However, deep neural networks are commonly known for their demand of computing power, making it challenging to bring this computational load within the power envelope of embedded systems -in fact, most state-of-the-art neural networks are currently not only trained, but also evaluated on workstations with powerful GPUs to achieve reasonable performance.
In this paper we present Origami, a convolution network accelerator ASIC, featuring a new architecture which is scalable to TOp/s performance while remaining area-and energy-efficient and keeping I/O throughput within the limits of economical packages and low power budgets.
Organization of the Paper: Section 2 shortly introduces convolutional networks and highlights the need for acceleration. Previous work is investigated in Section 3, discussing available software, FPGA and ASIC implementations and explaining the selection of our design objectives. In Section 4 we present our architecture and its properties. We discuss our results in Section 5 and subsequently conclude the paper with Section 6.
CONVOLUTIONAL NETWORKS
Convolutional Networks are always built from the same few basic building blocks: Convolution layers, activation layers and pooling layers. One sequence of convolution, activation and pooling is considered a stage, and modern, deep networks often consist of multiple stages. The convolutional network itself is used as a feature extractor, transforming raw data into a higherdimensional, more meaningful representation. ConvNets particularly preserve locality through their limited filter size, which makes them very suitable for visual data (e.g., in a street scene the pixels in the top left corner contain little information on what is going on in the bottom right corner of an image, but if there are pixels showing the sky all around some segment of the image, this segment is certainly not a car). The feature extraction is then followed by a classifier, such as a normal neural network or a support vector machine.
A stage of a ConvNet can be captured mathematically as (ℓ) = conv( (ℓ) , (ℓ) ) + (ℓ) , (ℓ+1) = pool(act( (ℓ) )),
where ℓ indexes the stages, indexes the output channels and indexes the input channels . The pixel is identified by the tuple ( , ) and denotes the support of the filters. In recently published networks, the pooling operation determines the maximum in a small neighborhood for each channel, often on 2 × 2 areas and with a stride of 2 × 2. The activation function is applied point-wise for every pixel and every channel. A currently popular choice is the rectified linear unit (ReLU), which designates the function ↦ max(0, ). The activation function introduces non-linearity into neural networks, giving them the potential to be more powerful than linear methods. Typical filter sizes range from 5 × 5 to 9 × 9, sometimes even 11 × 11 [2] , [4] , [9] .
In order to compare the complexity of various networks and the throughput of different implementations, we need a common measure. Evaluating convolutions requires performing many multiply-add operations. We count each multiply-add as two operations to remain compatible with the rest of the literature. For the convolution layer we thus have the number of operations
where is the number of output channels | |, is the number of | |, ℎ × is the size of the image and ℎ × is the size of the filter in spatial domain. This measure is the most common in neural network literature.
Software and hardware implementations alike often come with a throughput dependent on the actual size of the convolutional layer. While we keep our implementation runtime-configurable to a large extent, we use the ConvNet presented in [10] as a reference for performance evaluation. It has three stages and we assume input images of size 240 × 320. The resulting sizes and complexities of the individual layers are summarized in Table 1 and use a filter of size 7 × 7 for all of them. The total number of operations required is 7.57 GOp/frame.
Computational Effort
The evaluation of most convolutional networks for real applications is computationally very demanding. With the aforementioned scene labeling ConvNet, real-time use at 30 frame/s amounts to 227 GOp/s, which is not possible with any available implementation even on the most recent commercially procurable mobile processors.
When considering hardware acceleration of algorithms in a rapidly changing field such as deep learning, the long-term usability has to be considered as well. While the structure of the networks changes from application to application and over time, better activation functions and pooling operations are found every year. So an overall accelerator is soon outdated, but we can accelerate the commonality among all networks: the convolution operation. Fortunately, this is also the most time consuming part for well-optimized software implementations at 89% of the total computation time for CPU and 79% for GPU implementations, as shown in Figure 1 
PREVIOUS WORK 3.1 Software Implementations
Acceleration of convolutional neural networks has been discussed in many papers. There are very fast and user-friendly frameworks publicly available such as Torch [11] , Caffe [12] and cuDNN [13] , in particular also due to the need to train the networks efficiently. These and other optimized implementations can be used to obtain a performance baseline on desktop workstations and CUDA-compatible embedded processors, such as the Tegra K1. On a GTX780 desktop GPU, the performance can reach up to 3059 GOp/s for some special problems and about 1800 GOp/s on meaningful ConvNets. On the Tegra K1 up to 96 GOp/s can be achieved, with 76 GOp/s being achieved with an actual ConvNet. On both platforms an energy-efficiency of about 7 GOp/s/W considering the power of the entire platform and 14.4 GOp/s/W with differential power measurements can be obtained [10] .
FPGA Implementations
The issues of embeddability and power-efficiency have been addressed by many researchers using FPGA implementations. A popular architecture is the one which started as CNP [14] and was further improved and renamed to NeuFlow [15] , [16] and later on nn-X [17] .
The CNP was published in 2009 and achieved 12 GOp/s at 15W on a Spartan 3A DSP 3400 FPGA using 18 bit fixed-point arithmetic for the multiplications. It is worth mentioning that it is self-contained, being able to perform all operations necessary in ConvNets and coming with a soft CPU. It also features a 
ASIC Implementations
In 2012 an ASIC implementation of NeuFlow was published [16] . It was implemented in IBM 45nm SOI technology, using a chip area of 12.5 mm 2 . It achieves a performance of about 300 GOp/s at 0.6W operating at 400 MHz with an external memory bandwidth of 4 × 1.6 GB/s full-duplex.
To push the limits of what is possible in terms of energy efficiency, simulation (pre-silicon) results in ST 28nm FDSOI have recently been published [18] . The processing core was evaluated for single convolutions of various sizes suitable for ConvNets, achieving 37 GOp/s with 206 GOp/s/W at 0.8V and 1.39 GOp/s with 1375 GOp/s/W at 0.4V with the same implementation.
Discussion
These existing implementations show that hardware accelerators for ConvNets are feasible with high energy efficiency, giving significant improvements over software implementations.
However, none of the architectures are suitable for highperformance applications due to memory interface limits. The ASIC implementation of neuFlow comes with 299 I/O pins to achieve 300 GOp/s. Applying the aforementioned scene labeling ConvNet to larger images such as full-HD frames requires 5190 GOp/s to get 20 frame/s and there is also a trend towards even more complex ConvNets. Simply scaling this architecture up would require more than 5000 I/O pins or about 110GB/s fullduplex memory bandwidth when based on the nn-X architecture. This problem is not specific to the neuFlow/nn-X implementation, but common to all architectures we are aware of.
In this work we specifically address this issue, reducing the memory bandwidth required to achieve a high computational throughput.
ARCHITECTURE & IMPLEMENTATION
A top-level diagram of the ASIC architecture is shown in Figure  2 . It is composed of data provider entities for the filter weights and an image window, and four processing channels computing the sum of products and accumulating the results. The data providing circuitry largely runs at a slower frequency compatible with the I/O drivers, while the data processing units run with a faster clock = 2 .
In previous work, convolutions have been performed by loading one filter, loading one input image, and performing a single convolution to produce one output image. With our architecture we want to minimize I/O bandwidth by exploiting the fact that we can load ℎ 2 filters, load ℎ images, and perform ℎ 2 convolutions, to produce ℎ output images after summing up the results -effectively reducing the I/O to computation ratio by a factor of almost 1 ℎ ⁄ .
Concept of Operation
As we still want to keep the throughput per area high, we need to ensure the required amount of SRAM and register field memory is kept as small as possible without significant impact on performance. We thus store only a moving, pixel wide and maximum ℎ , pixel high spatial window of all input images in SRAM, as shown in Figure 4 . The resulting memory has ℎ ℎ , words of length 12 ⋅ bit. The present working area of ℎ × ℎ × pixel is always kept in registers and is moved down by one pixel row for one input image after the other, loading new pixels from SRAM every cycle. Once it reaches the bottom of the image, it jumps back to the top and one pixel to the right, stalling the processing units for ℎ (ℎ − 1) cycles.
The actual computations take place in ℎ 2 ⁄ processing chains running at = 2 . Each processing chain comes with a sumof-products (SoP) unit and a channel summer (ChSum). A SoP unit has ℎ 12-bit multipliers with 23 bit outputs and an adder tree summing up all the results, finally truncating the results to 12 bit. The channel summer then accumulates the data for two output channels, switching between those channels every cycle of the fast clock, such that the input image patch has to be changed at the slower frequency only. Each channel summer updates its output every 2 ℎ cycles of the fast clock. The results are then transferred off-chip, fully utilizing the 12 bit bus.
For the implementation, we fixed the filter size ℎ = = 7 and chose ℎ = 8. Smaller filters have to be zero-padded and larger filters have to be decomposed into multiple 7 × 7 filters and added up. To keep the cycles lost during column changes low also for larger image, we chose ℎ , = 512. For the SRAM, the technology libraries we used did not provide a fast enough module to accommodate 8 ⋅ 512 words of 7 ⋅ 12 bit at 350 MHz. Therefore the SRAM was split into 4 modules of 1024 words each.
Fixed-Point Analysis
Previous work is not conclusive on the required precision for ConvNets, 16 and 18 bit are the most common values [14] , [15] , [17] , [18] . To determine the optimal data width for our design, we performed a fixed-point analysis based on our reference ConvNet. We replaced all the convolution operations in our software model with fixed-point versions thereof and evaluated the resulting precision depending on the input, output and weight data width. The quality was analyzed based on the per-pixel classification accuracy of 150 test images omitted during training. We used the other 565 images of the Stanford backgrounds dataset [19] to train the network.
Our results have shown that an output length of 12 bit is sufficient to keep the implementation loss below a drop of 0.5% in accuracy. Since the convolution layers are applied repeatedly with little processing between them, we chose the same signal width for the input, although we could have reduced them further. For the filter weights a signal width of 12 bit was selected as well.
Throughput
The peak throughput of this architecture is given by
At the borders of an image no valid convolution results can be calculated, so the core has to wait for the necessary data to be transferred to the device. These waiting periods occur at the beginning for − 1 columns and at the beginning of each new row for ℎ − 1 cycles. The effective throughput thus depends on the size of the image:
For our reference network and the chosen implementation parameters, this factor is 0.96, 0.91 and 0.82 for stages 1…3, respectively in case of a 240 × 320 pixel input image. For larger images this is significantly improved, e.g. for a 480 × 640 image the Stage 3 will get an efficiency factor of 0.91. However, the height of the input image is limited to 512 pixel due to the memory size of the image bank. If larger images are to be processed, they have to be split into horizontal stripes with an overlap of ℎ − 1 rows.
Before the image transmission can start, the filters have to be loaded through the same bus used to transmit the image data. This causes a loss of a few more cycles. The total number of filter coefficients is ℎ , which amounts to 2.4k, 50.2k and 802.8k for the three stages. This results in an additional efficiency factor of = ℎ ℎ + ℎ , which evaluates to 0.98, 0.97 and 0.91 for the three stages.
The number of output and input channels usually does not correspond to the number of output and input channels processed This processing in blocks can have a strong additional impact on the efficiency when not fully utilizing the core. While stages 2 and 3 of our reference ConvNet can be perfectly split into 8 × 8 blocks and thus no performance is lost, Stage 1 has only 3 input channels and can load the core only with = 3/8. However, stages with a small number of input or output channels also perform much less operations and efficiency in these cases is thus not that important.
The total throughput with the reference ConvNet running on our implementation is summarized in Table 2 , alongside details on the efficiency of the individual stages.
Implementation Summary
The ASIC has been named ORIGAMI and has been sent for tapeout in UMC 65nm CMOS technology. The design includes several design for test measures, including scan chains and builtin self-tests for the SRAM. The fast clock was generated by XORing two phase-shifted 350 MHz clock signals. The key values of the ASIC have been compiled in Table 3 .
After all these design choices, the resulting final area breakdown is shown in Figure 5 .
RESULTS & DISCUSSION
We have focused on multiple design aspects in our architecture: I/O bandwidth, throughput per area and power efficiency.
We have achieved a peak throughput of 274 GOp/s and an actual throughput of 203 GOp/s on only 3.09 mm 2 core area in 65 nm technology with a routing density of 69%. Our implementation thus achieves 66 GOp/s/mm 2 , compared to 24 GOp/s/mm 2 of the neuFlow chip. This is very important, considering that such an accelerator has to be co-integrated with a processor and potentially many more devices within a SoC.
This ASIC comes with only one input and one output bus of 12 bit each and 3 control pins operating at 350 MHz. This architecture's data I/O bandwidth of 525 MB/s full-duplex for 203 GOp/s, 2.58 MB/GOp, is far better than the results shown in previous work, such as 24.7 MB/GOp for the neuFlow ASIC [16] or 20 MB/GOp for nn-X [17] .
The power efficiency of our chip is 369 GOp/s/W without the pads and 220 GOp/s/W if we include the pads. Better results have been reported in literature, e.g. 490 GOp/s/W for the NeuFlow ASIC, and 207 GOp/s/W or even 1375 GOp/s/W in [18] . There are three main aspects influencing energy efficiency: First, we have a higher switching activity in the core, since we change the filter weights at the multiplier inputs with = 700 MHz and change also the image input at = 350 MHz. Second, we use small shift registers and SRAM instead of large shift registers to store a stripe of the image. This saves some area and increases energy efficiency. Last but most important, technology scaling also has a significant positive impact, particularly with such a high utilization.
Besides that, it is important to stress the fact that the power to access external memory is not considered in the above estimate. Given the significant I/O bandwidth, this is the dominating factor for the overall system power and energy efficiency. If we consider only the energy used for the data interface of these architectures and assume LPDDR3 memory and a 28 nm implementation, an energy usage of 21 pJ/bit for memory module and PHY with a reasonable output load is realistic with a very high page hit rate and a perfectly-dimensioned memory (based on [20] and the Micron System Power Calculator 2 with values for LPDDR3).
If we scale to 28 nm, our core power would decrease to about 142 mW and the LPDDR3 memory including the PHY would add 180 mW to make a total of 322 mW or 630 GOp/s/W. The neuFlow implementation would use approximately 239 mW, and memory and PHY would require 2.14 W, totaling 2.38 W or 126 GOp/s/W. The implementation of [18] suffers from the same issues, their superior energy efficiency in the processing core is gained with FDSOI technology which could also be applied to our architecture. However, the UMC 65 nm process is currently a more reasonable and accessible choice for a low-cost implementation and has a fast turn-around time. 1 The power usage was simulated running with real data. 2 www.micron.com/products/support/power-calc 
CONCLUSION & FUTURE WORK
We have presented the first ConvNet accelerator scalable to multi-TOp/s performance by significantly improving on the external memory bottleneck of previous architectures. Further, it is more area efficient than previously reported results and comes with the lowest-ever reported power consumption when including I/O power and external memory.
Further work with newer technologies, programmable logic and further configurability to build an entire high-performance lowpower system are planned alongside investigations into the ConvNet learning-phase to adapt networks for very-low precision accelerators during training.
